module (input [7:0] in1, in2, in3,output [7:0] out1);wire [7:0] w;assign w = in1 > in2 ? in2 : in1;assign out1 = w < in3 ? w : in3;endmodule
